

M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

SEMESTER - I

S. No.	Course	Course Name	Category	Hou	rs pe	r	Credi
	codes			L	T	P	ts
1.	21D06102	Microcontrollers and Programmable Digital Signal Processors	PC	3	0	0	3
2.	21D06101	Digital System Design with PLDs	PC	3	0	0	3
3.	21D55101a 21D57102 21D06103a	Program Elective – I Advanced Microcontrollers CMOS Digital IC Design Advanced Computer Architectures	PE	3	0	0	3
4.	21D06203c 21D55102a 21D06203a	Program Elective – II Embedded Real Time Operating Systems Advanced Computer Networks SoC Architecture	PE	3	0	0	3
5.	21D06105	Digital System Design Lab	PC	0	0	4	2
6.	21D06106	Microcontroller and Programmable Digital Signal Processors Lab	PC	0	0	4	2
7.	21DRM101	Research Methodology and IPR	MC	2	0	0	2
8.	21DAC101a 21DAC101b 21DAC101c	Audit Course – I English for Research paper writing Disaster Management Sanskrit for Technical Knowledge	AC	2	0	0	0
		Total					18



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

SEMESTER - II

S.No.	Course	Course Name	Category	Hou	rs per	week	Credit
	codes			L	T	P	S
1.	21D06201	Embedded System Design	PC	3	0	0	3
2.	21D55201	Embedded Programming	PC	3	0	0	3
3.	21D55202a 21D55202b	Program Elective – III Sensors and Actuators Modern Control Theory Artificial Intelligence and Machine Learning	PE	3	0	0	3
4.	21D06301b 21D06103b 21D06204a	Program Elective – IV Soft Computing Techniques Design of Fault Tolerant Systems Hardware and Software Co-design	PE	3	0	0	3
5.	21D06205	Embedded System Design Lab	PC	0	0	4	2
6.	21D55202	Embedded Programming Lab	PC	0	0	4	2
7.	21D55203	Technical seminar	PR	0	0	4	2
8.	21DAC201a 21DAC201b 21DAC201c	Audit Course – II Pedagogy Studies Stress Management for Yoga Personality Development through Life Enlightenment Skills	AC	2	0	0	0
		Total					18



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

SEMSTER - III

S.No.	Course	Course Name	Categor			Hours per	
	codes		\mathbf{y}		T	P	
1.	21D06301a 21D06301c 21D55301a	Program Elective – V Embedded Systems Protocols Communication Buses and Interfaces Robotics	PE	3	0	0	3
2.	21DOE301b 21DOE301c 21DOE301e	Open Elective Industrial Safety Business Analytics Waste to Energy	OE	3	0	0	3
3.	21D55302	Dissertation Phase – I	PR	0	0	20	10
4.	21D553013	Co-curricular Activities					2
		Total	·				18

SEMESTER - IV

S.No.	Course	Course Name	Category	Hour	s per wo	eek	Credits
	codes			L	T	P	
1.	21D55401	Dissertation Phase – II	PR	0	0	32	16
		Total					16



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	MICROCONTROLLERS AND PROGRAMMABLE	L	T	P	C
21D06102	DIGITAL SIGNAL PROCESSORS	3	0	0	3
	Semester]	[
Course Objectiv	res:				
• To learn	about ARM Microcontroller architectural features				
 To under 	stand the ARM 'C' Programming for various applications				
 To study 	the DSP processor fundamentals and its development tools				
Course Outcome	es (CO): Student will be able to				
 Learn ab 	out ARM Microcontroller architectural features				
 Understa 	nd the ARM 'C' Programming for various applications				
Study the	e DSP processor fundamentals and its development tools				
UNIT - I		Lec	cture	Hrs:	
ARM Cortex-M	x Processor: Applications, Programming model – Registers, Op	erati	ion -	mod	les,
Exceptions and	Interrupts, Reset Sequence, Instruction Set (ARM and T	`hun	ıb),	Unif	ied
AssemblerLangu	age, Memory Maps, Memory Access Attributes, Permissions, Bit-	Banc	l Ope	eratio	ns,
Unaligned and E	xclusive Transfers. Pipeline, Bus Interfaces.				
UNIT - II			cture		
	bes, Priority, Vector Tables, Interrupt Inputs and Pending				
	ervisor and Pendable Service Call, Nested Vectored Interrupt (sic
	YSTICK Timer, Interrupt Sequences, Exits, Tail Chaining, Interrup				
UNIT - III			cture	Hrs:	
	controller- Internal memory, GPIOs, Timers, ADC, UART and other	r ser	ial		
interfaces, PWM	, RTC, WDT.				
UNIT - IV			cture		
•	SP (P-DSP) Processors: Harvard architecture, Multi port memory, a		tectu	ral	
	P- MAC unit, Barrel shifters, Introduction to TI DSP processor fan				
UNIT - V			cture	Hrs:	
	re and TMS320C6000 series, architecture study, data paths, cross p				
	Instruction level architecture of C6000 family, Assembly Instru	ucti	ons	mem	ory
	rithmetic, logical operations.				
Textbooks:					
	The definitive guide to ARM Cortex-M3", Elsevier, 2nd Edition		_	_	
	B. and Bhaskar M. "Digital Signal Processors: Architecture, Progra	mm	ing a	nd	
Applications", T					
Reference Book					
	N, Symes Dominic, Wright Chris, "ARM System Developer's Guid	e: D	esign	ung a	ınd
	rgan Kaufman Publication.				
	ARM System-on-Chip Architecture", Pearson Education				
	nd Tony Givargis, "Embedded System Design", Wiley				
4. I echnical refe	rences and user manuals on www.arm.com, NXP Semiconductor				

www.nxp.com and Texas Instruments www.ti.com



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	DIGITAL SYSTEM DESIGN with PLDs	L	T	P	С
21D06101		3	0	0	3
	Semester]	[
Course Object	ives:				
 To und 	erstand an overview of system design approach using programmable	logi	e dev	ices.	
• To get	exposed to the various architectural features of CPLDS and FPGAS.				
 To lear 	n the methods and techniques of CPLD & FPGA design with EDA to	ols.			
• To lear	n software tools used for design process with the help of case studies.				
Course Outcor	nes (CO): Student will be able to				
 Unders 	tand an overview of system design approach using programmable log	gic d	evice	s.	
	posed to the various architectural features of CPLDS and FPGAS.				
_	he methods and techniques of CPLD & FPGA design with EDA tools	S.			
	oftware tools used for design process with the help of case studies.				
UNIT - I		Leo	cture	Hrs:	
Programmable	Logic Devices: The concept of programmable Logic Devices, SPLI	Os, F	PAL (levic	es,
	AL devices, CPLD-Architecture, Xilinx CPLDs- Altera CPLDs, FPC				
technology, arc	hitecture, CLB and slice Stratix LAB and ALM-RAM Blocks, Differ	ent t	ypes	Xilir	ıx
FPGAs, DSP B	locks, Clock Management, I/O standards, Additional features.		• •		
UNIT - II		Leo	cture	Hrs:	
Analysis and I	Derivation of Clocked Sequential Circuits with State Graphs and	Tab	les: A	4	
sequential parit	y checker, Analysis by signal tracing and timing charts-state tables at	nd gi	aphs	-	
	for sequential circuits, Design of a sequence detector, More Complex				
_	elines for construction of state graphs, serial data conversion, Alphan	ume	ric st	ate	
graph notation					
UNIT - III			cture	Hrs:	
_	euit Design: Design procedure for sequential circuits-design example			_	
	gn of Iterative circuits, Design of a comparator, Design of sequential			_	
	As, Sequential circuit design using CPLDs, Sequential cir	ısing	g FPC	ЗАs,	
	testing of Sequential circuits, Overview of computer Aided Design	-			
UNIT - IV			cture		
	g and Test Pattern Generation: Logic Fault Model, Fault detection				
	ce and fault location, Fault dominance, Single stuck at fault model, n				at
	ridging Fault model. Fault diagnosis of combinational circuits by con				
	ensitization techniques, Boolean difference method, KOHAVI algori				
•	gorithm, Random testing, transition count testing, signature analysis	anu	iesi i	magi	ng
faults. UNIT - V		La	cture	Urci	
	s in Sequential Circuits: Circuit Test Approach, Transition check A				<u> </u>
_	nd fault detection experiment, Machine identification, Design of fault				
experiment.	ia fault detection experiment, machine identification, Design of fault	uci	CHOI	1	
Textbooks:					
	onics and design with VHDL- Volnei A. Pedroni, Elsevier publicatio	ns			
_	s of Logic Design-Charles H.Roth, Jr5th Ed., Cengage Learning.	-10.			
2 1 : D :	TI NATE DITT				

2. Digital System Design using programmable logic devices- Parag K.Lala, BS publications.

3. Logic Design Theory-N.N.Biswas,PHI.

1. Digital Circuits and Logic Design-Samuel C.LEE,PHI, 2008.

Reference Books:

Lecture Hrs:



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR (Established by Govt. of A.P., ACT No.30 of 2008) ANANTHAPURAMU – 515 002 (A.P) INDIA

M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	ADVANCED MICROCONTROLLERS	L	T	P	C
21D55101a	Program Elective – I	3	0	0	3
	Semester			I	
Course Objective	es:				
 To explor 	e the architecture and instruction set of ARM processor.				
 To provid 	e a comprehensive understanding of various programs of ARM Pr	ocess	sors.		
 To learn t 	he programming on ARM Cortex M.				
Course Outcome	s (CO): Student will be able to				
Explore the second	ne selection criteria of ARM processors by understanding the fund	tiona	al lev	vel tr	ade
off issues					
 Explore tl 	ne ARM development towards the functional capabilities.				
 Expected 	to work with ASM level program using the instruction set.				
 Understar 	nd the architecture of ARM Cortex M and programming on it.				
UNIT - I		Lec	cture	Hrs:	,
ARM Embedded	Systems				
RISC design philo	osophy, ARM design philosophy, Embedded system hardware, Em	bedd	led s	yster	n
software.					
ARM Processor					
	Program Status Register, Pipeline, Exceptions Interrupts and Vector	tor T	able	, Cor	e
	tecture Revisions, ARM Processor Families.				
Architecture of A					
	e architecture, Programmer's model- operation modes and states, re				
	point registers, Behaviour of the application program status register				
	tus flag, GE bits, Memory system-Memory system features, memo				
	protection unit (MPU), Exceptions and Interrupts-what are except				
Debug, Reset and	controller(NVIC), vector table, Fault handling, System control blo	ock (SCB),	
UNIT - II	reset sequence.	La	turo	Hrs:	
	he Arm Instruction Set	Lec	ture	піз.	
	nstructions, branch instructions, load-store instructions, software in	terri	ınt		
	ram status register instructions, loading constants, ARMv5E extens				
Conditional execu		10113	,		
	he Thumb Instruction Set				
	Jsage, ARM-Thumb Interworking, Other Branch Instructions, Data	a Pro	cess	ing	
	le-Register Load-Store Instructions, Multiple-Register Load-Store				
_	, Software Interrupt Instruction.			,	
UNIT - III	•	Lec	ture	Hrs:	
Technical Details	s of ARM Cortex M Processors				
	on about Cortex-M3 and cortex M4 processors-Processor type, pro	cess	or		
	action set, block diagram, memory system, interrupt and exception				
	rtex-M3 and Cortex-M4 Processors-Performance, code density, lo				
	nemory protection unit, interrupt handling, OS support and system		l fea	tures	,
Cortex-M4 specif	ic features, Ease of use, Debug support, Scalability, Compatibility.				

Instruction SET of ARM Cortex M

UNIT - IV

Background to the instruction set in ARM Cortex-M Processors, Comparison of the instruction set in ARM Cortex-M Processors, understanding the assembly language syntax, Use of a suffix in instructions, Unified assembly Language (UAL), Instruction set, Cortex-M4-specific instructions,



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Barrel shifter, Accessing special instructions and special registers in Programming.

UNIT - V Lecture Hrs:

Floating Point Operations

About Floating Point Data, Cortex-M4 Floating Point Unit (FPU)- overview, FP registers overview, CPACR register, Floating point register bank, FPSCR, FPU->FPCCR, FPU-> FPCAR, FPU->FPDSCR, FPU->MVFR0, FPU->MVFR1. ARM Cortex-M4 and DSP Applications: DSP on a microcontroller, Dot Product example, writing optimized DSP code for the CortexM4-Biquad filter, Fast Fourier transform, FIR filter.

Textbooks:

- 1. ARM System Developer's Guide Designing and Optimizing System Software by Andrew N. SLOSS, Dominic SYMES, Chris WRIGHT, Elsevier Publications, 2004.
- 2. The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors by Joseph Yiu, Elsevier Publications, 3rdEdition.

Reference Books:

- 1. ARM System on Chip Architectures Steve Furber, Edison Wesley, 2000.
- 2. ARM Architecture Reference Manual David Seal, Edison Wesley, 2000.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	CMOS DIGITAL IC DESIGN	L	T	P	С
21D57102	Program Elective – I	3	0	0	3
	Semester]	[
Course Objectiv	res:				
 To under 	stand the fundamental properties of digital Integrated circuits using	g bas	sic M	OSF	ET
equations	s and to develop skills for various logic circuits using CMOS related	d des	ign s	tyles	
• The cour	se also involves analysis of performance metrics.				
 To teach 	fundamentals of CMOS Digital integrated circuit design such a	as in	nport	ance	of
Pseudo le	ogic, Combinational MOS logic circuits and Sequential MOS logic	circu	its.		
 To teach 	the fundamentals of Dynamic logic circuits and basic semicone	duct	or m	emoi	ies
which are	e the basics for the design of high performance digital integrated cir	cuits			
Course Outcom	es (CO): Student will be able to				
 Demonstr 	ate advanced knowledge in Static and dynamic characteristics of Cl	MOS	5,		
• Estimate	Delay and Power of Adders circuits.				
 Classify c 	lifferent semiconductor memories.				
 Analyze, 	design and implement combinational and sequential MOS logic circ	cuits.			
 Analyze 	complex engineering problems critically in the domain of digital	al IC	des	sign	for
conductin	g research.				
Solve eng	ineering problems for feasible and optimal solutions in the core are	a of	digita	al IC	S
UNIT - I		Lec	cture	Hrs:	
MOS Design Pso	eudo NMOS Logic: Inverter, Inverter threshold voltage, Output hig	gh vo	ltage) ,	
_	age, Gain at gate threshold voltage, Transient response, Rise time, F	all ti	me, l	Pseu	do
	es, Transistor equivalency, CMOS Inverter logic.				
UNIT - II			cture		
	MOS Logic Circuits: MOS logic circuits with NMOS loads, Primi				
	JAND gate, Complex Logic circuits design-Realizing Boolean e				
_	d CMOS gates, AOI and OIA gates, CMOS full adder, CMOS tra	ansm	issio	n ga	tes,
	Γransmission gates.				
UNIT - III			cture		
	S Logic Circuits: Behavior of bistable elements, SR Latch, Clock	ed l	atch	and 1	flip
_	OS D latch and edge triggered flip-flop				
UNIT - IV			ture		
	Circuits: Basic principle, Voltage Bootstrapping, Synchronou				
	s, Dynamic CMOS transmission gate logic, High performance l	Dyna	amic	CM	OS
circuits.					
UNIT - V			ture		
	Memories: Types, RAM array organization, DRAM – Types, Op				
	M cell and refresh operation, SRAM operation Leakage currents	in S	SRA	vI ce	lls,
	OR flash and NAND flash.				
Textbooks:					

2.

Edition, Pearson, 2010

TMH, 3rd Edition, 2011.

Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.

Neil Weste, David Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", 4th

CMOS Digital Integrated Circuits Analysis and Design - Sung-Mo Kang, Yusuf Leblebici,



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Digital Integrated Circuits A Design Perspective, Jan M.Rabaey, AnanthaChandrakasan, Borivoje Nikolic, 2ndEdition, PHI.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	ADVANCED COMPUTER ARCHITECTURES	L	T	P	(
21D06103a	Program Elective – I	3	0	0	3
	Semester			l	
G 011 41					
Course Objective					
	the instruction set architectures from a design perspective, in	clud	ıng	mem	or
	g, operands, and control flow.				
	stand the advanced concepts such as instruction level parallelism				
	chip-multiprocessing and the related issues of data hazard	ls, b	ranc	n co	sts
	prediction.				
	he multiprocessor and parallel processing architectures.				
	bout the organization and design of contemporary processor archit	ectu	res.		
	s (CO): Student will be able to				
	e instruction set architectures from a design perspective, inc	cludi	ing	mem	or
addressing	g, operands, and control flow.				
 Understan 	d the advanced concepts such as instruction level parallelis	sm,	out-	of-or	de
	chip-multiprocessing and the related issues of data hazard	ls, b	ranc	h co	st
hardware	prediction.				
• Study the	multiprocessor and parallel processing architectures.				
 Learn abo 	ut the organization and design of contemporary processor architect	tures	١.		
UNIT - I		Lec	cture	Hrs:	
Fundamentals of	Computer Design				
	Computer Design Computer design, Changing faces of computing and task of comput	ter d	esign	er,	
Fundamentals of C					
Fundamentals of C Technology trends principles of comp	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law.	e, qu	antit	ative	
Fundamentals of C Technology trends principles of comp Instruction set prin	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set- men	e, qu	antit	ative	
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law.	e, qu	antit	ative	
Fundamentals of C Technology trends principles of comp Instruction set print type and size of or UNIT - II	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set- men	e, qu mory	antit	ative ressi	
Fundamentals of C Technology trends principles of comp Instruction set prin type and size of or UNIT - II Pipelines	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set.	e, qu mory Lec	antita add	ative ressi <u>Hrs:</u>	ng
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-menter and set operands, operations in the instruction set. Exercise RISC instruction set, Simple implementation of RISC instruction	mory Lec	antita add cture Clas	ative ressi <u>Hrs:</u>	ng
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set, Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline	mory Lec	antita add cture Clas	ative ressi <u>Hrs:</u>	ng
Fundamentals of C Technology trends principles of comp Instruction set prin type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-memberands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties.	mory Lec	antita add cture Clas	ative ressi <u>Hrs:</u>	ng
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-memberands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. The Design is true to the process of the process	Lec set, haza	antita add cture Clas ards,	ative ressi <u>Hrs:</u> sic fi	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-memberands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties.	Lec set, haza	antita add cture Clas ards,	ative ressi <u>Hrs:</u> sic fi	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory.	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-memberands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. The Design is true to the process of the process	Lec set, haza	antita antita antita antita cture Clas ards, s per	ressi Hrs: sic fi	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set prin type and size of or UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-memberands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. They Design the performance is the performance of the performance is the performance of the performance of the performance is the performance of the performance of the performance is the performance of the performance	Lec set, haza	antita add cture Clas ards,	ressi Hrs: sic fi	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining , Pipeline branch penalties. Hy Design Ew of fundamentals of cache, Cache performance , Reducing cache Parallelism the Hardware Approach	Lec set, haza	antita add cture Clasards, s per	ressi Hrs: sic fi	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design Ew of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Tomatallelism, Dynamic scheduling, Dynamic scheduling using Tomatallelism, Dynamic scheduling, Dynamic scheduling using Tomatallelism, Dynamic scheduling, Dynamic scheduling using Tomatallelism.	Lec set, haza	antitation and antita	Hrs: sic fi alty,	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. They Design we of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based	Lec set, haza	antitation and antita	Hrs: sic fi alty,	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch ILP Software Ap	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design We of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach Parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach	Lec set, haza mis Lec sets specialsulce	antitation and antita	Hrs: sic fi alty,	ng ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch ILP Software Ap Basic compiler level	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design Ew of fundamentals of cache, Cache performance, Reducing cache parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach Televice of the computer of the compute	Lec set, haza mis Lec sets specialsulce	antitation and antita	Hrs: sic fi alty,	ng ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level approach, Branch ILP Software Ap Basic compiler lev Parallelism at com	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member and examples in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design We of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach Parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach	Lec set, haza	antitation and antita	Hrs: Alty, Hrs:	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch ILP Software Ap Basic compiler level Parallelism at com UNIT - IV	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-memberands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design Ew of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach vel techniques, static branch prediction, VLIW approach, Exploiting pile time, Cross cutting issues -Hardware verses Software.	Lec set, haza	antitation and antita	Hrs: Alty, Hrs:	ng Ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch ILP Software Ap Basic compiler lev Parallelism at com UNIT - IV Multi Processors	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member ands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design Ew of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach The letchniques, static branch prediction, VLIW approach, Exploiting time, Cross cutting issues -Hardware verses Software.	Lec set, haza	antitican	Hrs: Hrs: Hrs: Hrs:	ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch ILP Software Ap Basic compiler lev Parallelism at com UNIT - IV Multi Processors Multi Processors	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-mererands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. The Design of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach rel techniques, static branch prediction, VLIW approach, Exploiting time, Cross cutting issues -Hardware verses Software. and Thread Level Parallelism und Thread level Parallelism- Introduction, Characteristics of applied to the parallelism and Thread level Parallelism- Introduction, Characteristics of applied to the process of the parallelism and Thread level Parallelism and Thread level Parallelism- Introduction, Characteristics of applied to the process of the parallelism and Thread level Parallelism- Introduction, Characteristics of applied to the process of the parallelism and Thread level Parallelism and Thread Leve	set, haza mis Lec set, haza significant Lec set, Lec catio	antitican	Hrs: Hrs: Hrs: Hrs: Hrs:	ve
Fundamentals of C Technology trends principles of comp Instruction set print type and size of op UNIT - II Pipelines Introduction ,basic stage pipe line for Reducing pipeline Memory Hierarc Introduction, revie Virtual memory. UNIT - III Instruction Level Instruction-Level approach, Branch ILP Software Ap Basic compiler lev Parallelism at com UNIT - IV Multi Processors Multi Processors	Computer design, Changing faces of computing and task of computers, Cost price and their trends, measuring and reporting performance outer design, Amdahl's law. Inciples and examples- Introduction, classifying instruction set-member ands, operations in the instruction set. RISC instruction set ,Simple implementation of RISC instruction RISC processor, Basic performance issues in pipelining, Pipeline branch penalties. Hy Design Ew of fundamentals of cache, Cache performance, Reducing cache parallelism the Hardware Approach parallelism, Dynamic scheduling, Dynamic scheduling using Toma prediction, high performance instruction delivery- hardware based proach The letchniques, static branch prediction, VLIW approach, Exploiting time, Cross cutting issues -Hardware verses Software.	Lec set, hazz	antitican	Hrs: Hrs: Hrs: Hrs: Malty, Hrs: Mair Zatio	vvo



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Introduction, Interconnection network media, Practical issues in interconnecting networks, Examples of inter connection, Cluster, Designing of clusters.

Intel Architecture

Intel IA- 64 ILP in embedded and mobile markets Fallacies and pit falls.

Textbooks:

1. John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach, 3rd Edition, An Imprint of Elsevier.

Reference Books:

- 1. John P. Shen and Miikko H. Lipasti, Modern Processor Design : Fundamentals of Super Scalar Processors
- 2. Computer Architecture and Parallel Processing ,Kai Hwang, Faye A.Brigs., MC Graw Hill.,
- 3. Advanced Computer Architecture A Design Space Approach, DezsoSima, Terence Fountain, Peter Kacsuk ,Pearson Ed.,



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	EMBEDDED REAL TIME OPERATING SYSTEMS	L	T	P	C
21D06203c	Program Elective – II	3	0	0	3
	Semester			I	
Course Object	ives:				
• To provide	broad understanding of the requirements of Real Time Operating Sys	stem	S.		
	e student understand, applications of these Real Time features using	case	stud	ies.	
• To use the r	real time operating system concepts.				
Course Outcon	nes (CO): Student will be able to				
• Acquire kno	owledge on Real Time features of UNIX and LINUX.				
• Understand	the basic building blocks of Real Time Operating Systems in terr	ns o	f sch	eduli	ng,
context swi	tching and ISR.				
• Understand	on Real Time applications using Real Time Linux, ucos2, VX v	vork	s, Er	nbed	ded
Linux.		•			
UNIT - I		Le	cture	Hrs:	
Introduction					
	UNIX/LINUX, Overview of Commands, File I/O,(open, create, clos	se, ls	eek,	read,	
	Control (fork, vfork, exit, wait, waitpid, exec).				
UNIT - II		Le	cture	Hrs:	
	erating Systems				
•	OS, Defining RTOS, The Scheduler, Objects, Services, Characterist			OS,	
•	x, asks States and Scheduling, Task Operations, Structure, Synchroniz	zatic	n,		
	and Concurrency.				
	phores, Operations and Use, Defining Message Queue, States, Content	nt, S	torag	e,	
Operations and	Use.	т		T T	
UNIT - III	11/0	Le	cture	Hrs:	
Objects, Service		D:	~ I/O		
	gisters, Signals, Other Building Blocks, Component Configuration, l	Dasi	<i>3</i> 1/O		
Concepts, I/O S UNIT - IV	ubsystem.	Ιa	oturo	Hrs:	
	language and Timong	Le	cture	ПIS.	
-	terrupts and Timers errupts, Applications, Processing of Exceptions and Spurious Interrupts	ate l	201'	Tima	
	nmable Timers, Timer Interrupt Service Routines (ISR), Soft Timers				
UNIT - V	innable Timers, Timer interrupt bervice Routines (ibR), boil Timers			Hrs:	
Case Studies of	FRTOS	LC	cture	1115.	
	oC/OS-II, Vx Works, Embedded Linux, and Tiny OS.				
Textbooks:	oc/ob 11, 4x 44 orks, Embedded Emax, and 1 my ob.				
	me Concepts for Embedded Systems – Qing Li, Elsevier, 2011.				
Reference Bool					
	ystems- Architecture, Programming and Design by Rajkamal, TMH, 2	2007	,		
	NIX Programming, Richard Stevens.	_007	•		
	nux: Hardware, Software and Interfacing – Dr. Craig Hollabaugh.				
5. Emocaded E	nam Tana muro, portmuro una interfacing Dr. Craig Hollabaugh.				



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	ADVANCED COMPUTER NETWORKS	L	T	P	C
21D55102a	Program Elective – II	3	0	0	3
	Semester			I	
Course Objective	es:				
To understand	d various protocols in computer networks				
To learn about	at congestion control and quality of service in computer networks				
To study vari	ous aspects of adhoc wireless networks				
To study vari	ous aspects of wireless sensor networks				
Course Outcome	es (CO): Student will be able to				
Understand v	arious protocols in computer networks				
• Learn about o	congestion control and quality of service in computer networks				
	aspects of adhoc wireless networks				
	aspects of wireless sensor networks				
UNIT - I		Lea	cture	Hrs:	
Wireless LANs					
Architectural Cor	mparison, Characteristics, Access Control, IEEE 802.11 Project: Ar	chite	ectur	e, M	AC
	essing Mechanism, Physical Layer, Bluetooth Architecture, B			-	
	Services, IEEE Project 802.16, Cellular Telephony: operation, I	G,2	G,30	3,4G	,5G
	s, GEO, MEO and LEO Satellites				
UNIT - II		Lec	cture	Hrs:	
U	rol and Quality of Service				
	ngestion, Congestion Control, Quality of Service, Techniques to Im	•	_	oS,	
	es, Differentiated Services, QoS in Switched Networks, Queue Man				
	al, Drop front, Random drop, Active- early Random drop, Random		•		
UNIT - III		Lec	cture	Hrs:	
	LESS NETWORKS		_		_
	lular and Ad hoc Wireless Networks, Application of Ad Hoc Wi				
	Wireless Networks, Medium Access Scheme, Routing, Multica				

Introduction, Cellular and Ad hoc Wireless Networks, Application of Ad Hoc Wireless Networks, Issues in Ad Hoc Wireless Networks, Medium Access Scheme, Routing, Multicasting, Transport Layer Protocols, Pricing Scheme, Quality of Service Provisioning, Self-Organization, Security, Addressing and Service Discovery, Energy Management, Scalability, Deployment Considerations, Ad Hoc Wireless Internet

UNIT - IV Lecture Hrs:

Quality of Service in Ad Hoc Wireless Networks

Introduction, Real Time Traffic Support in Ad Hoc Wireless Networks, QoS Parameters in Ad Hoc Wireless Network, Issues and Challenges in providing QoS in Ad Hoc Wireless Networks, Classification of QoS Solutions: MAC Layer Solutions, Cluster TDMA, IEEE 802.11e, DBASE, Network Layer Solutions, QoS Routing Protocols, Ticket Based QoS Routing Protocol, Predictive Location Based QoS routing protocol, Trigger Based Distributed QoS Routing Protocol, QoS enabled AODV Routing Protocol, Bandwidth QoS Routing Protocol, On Demand QoS Routing Protocol, On Demand Link-State Multipath QoS Routing Protocol, Asynchronous Slot Allocation Strategies. QoS Frameworks for Ad Hoc Wireless Networks.

UNIT - V Lecture Hrs:

Wireless Sensor Networks

Introduction, Application of Sensor Network , Comparison with Ad hoc Wireless Networks, Issues and challenges in Designing a Sensor Network, Sensor Network Architecture, Layer Architecture,



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Cluster Architecture, Data Dissemination Flooding, Gossiping, Rumor Routing, Sequential Assignment Routing, Direct Diffusion, Sensor Protocols for Information via Negotiation, Cost-Field Approach, Geography Hash Table, Small Minimum Energy Communication Network, Data Gathering, Direct Transmission, Power Efficient Gathering for Sensor Information Systems, Binary Scheme, Chain Based Three-Level Scheme.

Textbooks:

- 1.Ad Hoc Wireless Networks: Architectures and Protocols C. Siva Ram Murthy and B.S.Manoj, 2004, PHI
- 2.Data Communications and Networking B. A.Forouzan, 5th, 2013, TMH.

Reference Books:

- 1. Data Communications and Computer Networks Prakash C. Gupta, 2006, PHI.
- 2.Data and Computer Communications William Stallings, 8th ed., 2007, PHI.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	SoC ARCHITECTURE	L	T	P	C
21D06203a	Program Elective – II	3	0	0	3
	Semester		I		
Course Object	ives:				
 To under 	erstand the basics related to SoC architecture and different approac	hes re	elated	l to S	юC
Design.					
 To select 	et an appropriate robust processor for SoC Design				
	et an appropriate memory for SoC Design.				
	ze real time case studies				
	nes (CO): Student will be able to				
	and the basics related to SoC architecture and different approach	ies re	lated	to S	loC.
Design.		100 10	14104	10 0	
	n appropriated robust processor for SoC Design				
	n appropriate memory for SoC Design.				
	real time case studies				
UNIT - I	Teal time case studies	Loca	ture I	Jrc.	
	the System Approach: System Architecture, Components of the sys				
	rocessor Architectures, Memory & Addressing. System level interc				
	OC Design, System Architecture and Complexity.	Omic	Ction	, AII	
UNIT - II	OC Design, System Architecture and Complexity.	Logi	ture I	Ira	
	oduction, Processor Selection for SOC, Basic concepts in Processor				
	in Processor Microarchitecture, Basic elements in Instruction hai				
	peline Delays, Branches, More Robust Processors, Vector Pro				•
	ction extensions, VLIW Processors, Superscalar Processors	ccssc	пъа	IIu	
UNIT - III	tion extensions, VEIW Flocessors, Superscarar Flocessors	Lect	ture I	Irc.	
	for SOC: Overview: SOC external memory, SOC Internal Memor			113.	
	nd Cache memory, Cache Organization, Cache data, Write Policies			ac for	
	nt at miss time, Other Types of Cache, Split – I, and D – Caches,				•
_	Memory System, Models of Simple Processor – memory interaction		IC V CI		
UNIT - IV	vicinory System, wroders of Simple Processor – memory interaction		ture I	Irc.	
	stomization and Configurability: Interconnect Architectures, Bus: 1			пъ.	
	SOC Standard Buses, Analytic Bus Models, Using the Bus model,			f R 110	
	d contention time.	EIIC	CIS U.	Dus	•
	ization: An overview, Customizing Instruction Processor,	D _{oc}	onfi	nurak	10
	Mapping design onto Reconfigurable devices, Instance-			_	
	Soft Processor, Reconfiguration - overhead analysis and trade				
reconfigurable		-011	anal.	y 513	OH
UNIT - V	i urunonom.	Lect	ture I	Ire.	
	lies / Case Studies: SOC Design approach; AES-algorithms, Design				٦٠
	ssion–JPEG compression.	i anu	cvan	iatiOl	1,
Textbooks:	ssion of LO compression.				
T CXTHOORS:					

1. Computer System Design System-on-Chip - Michael J. Flynn and Wayne Luk, Wiely India Pvt.

2. ARM System on Chip Architecture - Steve Furber, 2ndEdition, 2000, Addison Wesley

Professional. **Reference Books:**



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1st Ed., 2004, Springer 2.Co-Verification of Hardware and Software for ARM System on Chip Design (EmbeddedTechnology) Jason Andrews Newnes, BK and CDROM.
- 3.System on Chip Verification Methodologies and Techniques –PrakashRashinkar, PeterPaterson and Leena Singh L, 2001, Kluwer Academic Publishers



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	DIGITAL SYSTEM DESIGN LAB	L	T	P	С	
21D06105		0	0	4	2	
	Semester		I			

Course Objectives:

- To familiarize the HDL simulator / synthesis tool
- To design and implement given combinational circuit on FPGA device
- To design and implement given sequential circuit on FPGA device

Course Outcomes (CO):

- Familiarize the HDL simulator / synthesis tool
- Design and implement given combinational circuit on FPGA device
- Design and implement given sequential circuit on FPGA device

List of Experiments:

Student has to design his/her user defined library components by using and standard HDL simulator / Synthesis tool for target FPGA device.

- 1. Combinational Logic Circuits
 - a. Generic Multiplexer.
 - b. Generic Priority Encoder.
 - c. Design of RAM Memory.
 - d. Code Converters.
 - e. Combinational Arithmetic circuits
 - f. Ripple Carry Adder.
 - g. Carry-Look ahead adder.
 - h. Signed and Unsigned Adders.
 - i. Signed and Unsigned Subtractors.
 - i. N-bit Comparator.
 - k. N bit Arithmetic Logic Unit.
 - 1. Parallel Signed and unsigned Multipliers.
 - m. Dividers.
- 2. Sequential Circuits
 - a. Shift Register with Load.
 - b. Switch Debouncer.
 - c. Timer.
 - d. Fibonacci Series Generator.
 - e. Frequency Meters.

Software Requirements:

Xilinx Vivado, Intel Quartus Prime Pro, Lattice Diamond, equivalent EDA software

Hardware Requirements:

Xilinx / Altera / Lattice / Equivalent FPGA development kits



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	MICROCONTROLLERS AND PROGRAMMABLE	L	T	P	C
21D06106	DIGITAL SIGNAL PROCESSORS LAB	0	0	4	2
	Semester		I		

Course Objectives:

- To write the ARM 'C' programming for applications
- To understand the interfacing of various modules with ARM 7/ ARM Cortex-M3
- To develop assembly and C Programming for DSP processors

Course Outcomes (CO):

- Install, configure and utilize tool sets for developing applications based on ARM processor core.
- Design and developtheARM7 based embedded systems for various applications.
- Develop application programs on ARM and DSP development boards both in assembly and C.
- Design and Implement the digital filters on DSP6713 processor.
- Analyze the hardware and software interaction and integration.

List of Experiments:

Part A) Experiments to be carried out on Cortex-Mx development boards and using GNU toolchain

- 1. Blink an LED with software delay, delay generated using the SysTick timer.
- 2. System clock real time alteration using the PLL modules.
- 3. Control intensity of an LED using PWM implemented in software and hardware.
- 4. Control an LED using switch by polling method, by interrupt method and flash the LED once every five switch presses.
- 5. UART Echo Test.
- 6. Take analog readings on rotation of rotary potentiometer connected to an ADC channel.
- 7. Temperature indication on an RGB LED.
- 8. Mimic light intensity sensed by the light sensor by varying the blinking rate of an LED.
- 9. Evaluate the various sleep modes by putting core in sleep and deep sleep modes.
- 10. System reset using watchdog timer in case something goes wrong.
- 11. Sample sound using a microphone and display sound levels on LEDs.

Part B) Experiments to be carried out on DSP C6713 evaluation kits and using Code Composer Studio (CCS)

- 12. To develop an assembly code and C code to compute Euclidian distance between any two points
- 13. To develop assembly code and study the impact of parallel, serial and mixed execution
- 14. To develop assembly and C code for implementation of convolution operation
- 15. To design and implement filters in C to enhance the features of given input sequence/signa

Software Requirements:

Keil for ARM, Code Composer Studio

Hardware Requirements:

ARM Cortex Mx Development Boards, TI TMS C6713 evaluation kit



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	RESEARCH METHODOLOGY AND IPR	T	L	T	P	C
21DRM101			2	0	0	2
	Sen	nester		•	I	
		•				
Course Object	ives:					
 Identify 	y an appropriate research problem in their interesting domain.					
 Unders 	tand ethical issues understand the Preparation of a research pro	oject the	esis rep	ort.		
 Unders 	tand the Preparation of a research project thesis report					
 Unders 	tand the law of patent and copyrights.					
	tand the Adequate knowledge on IPR					
Course Outcor	nes (CO): Student will be able to					
 Analyz 	e research related information					
 Follow 	research ethics					
	tand that today's world is controlled by Computer, Information	tion Tec	chnolog	gy, but	tom	orrov
	vill be ruled by ideas, concept, and creativity.					
	tanding that when IPR would take such important place in gro					
	s to emphasis the need of information about Intellectual Prop	erty Rig	ght to b	e pron	noted a	mon
	s in general & engineering in particular.					
	tand that IPR protection provides an incentive to inventor					
	nent in R & D, which leads to creation of new and better pr	oducts,	and in	turn t	orings a	about
	nic growth and social benefits.					
UNIT - I		ıre Hrs:				
	search problem, Sources of research problem, Criteria Ch					
	s in selecting a research problem, scope, and objectives of r					
	of solutions for research problem, data collection, and	ılysis,	interpr	etation	, Nece	essar
instrumentation						
UNIT - II		are Hrs:				
	ture studies approaches, analysis Plagiarism, Research ethics,					
	, Paper Developing a Research Proposal, Format of research	rch proj	posal,	a pres	entatio	n an
	a review committee.					
UNIT - III		ıre Hrs:				
	ectual Property: Patents, Designs, Trade and Copyright. Proce					
	esearch, innovation, patenting, development. International So		Intern	ational	coope	ratio
	Property. Procedure for grants of patents, Patenting under PCT	•				
UNIT - IV	Lectu	ire Hrs:				
Patent Rights: S	Scope of Patent Rights. Licensing and transfer of technology.	Patent i	nforma	tion an	d data	bases
Geographical In	ndications.					
UNIT - V						
New Developm	nents in IPR: Administration of Patent System. New develop	ments i	in IPR:	IPR o	of Biolo	ogica
	outer Software etc. Traditional knowledge Case Studies, IPR and					
Textbooks:						
1 04			. 1 .	· c		

Reference Books:

engineering students"

1. Ranjit Kumar, 2nd Edition, "Research Methodology: A Step by Step Guide for beginners"

2. Wayne Goddard and Stuart Melville, "Research Methodology: An Introduction"

- Halbert, "Resisting Intellectual Property", Taylor & Design, Taylor & Prancis Ltd ,2007.
 Mayall, "Industrial Design, McGraw Hill, 1992.
- Niebel, "Product Design", McGraw Hill, 1974.

1. Stuart Melville and Wayne Goddard, "Research methodology: an introduction for science &



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

- 5. Asimov, "Introduction to Design", Prentice Hall, 1962.
- 6. Robert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectual Property in New Technological Age", 2016.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	EMBEDDED SYSTEMS DESIGN	L	T	P	C
21D06201		3	0	0	3
	Semester		I	I	
C Ob:4:-					
Course Objectiv					
	entiate between a General purpose and an Embedded System.				
	de knowledge on the building blocks of Embedded System.				
	stand the requirement of Embedded firmware and its role in API.				
	es (CO): Student will be able to				
• Expected Systems.	to differentiate the design requirements between General Purpos	se ar	ıd En	nbedo	led
 Expected 	to acquire the knowledge of firmware design principles.				
 Expected 	to understand the role of Real Time Operating System in Embedde	ed D	esign		
 To acqui 	re the knowledge and experience of task level Communication i	n an	y En	nbedo	led
System.					
UNIT - I		Leo	cture	Hrs:	
Introduction to E	mbedded Systems: Definition of Embedded System, Embedded Sy	stem	s Vs	Gene	ral
	ms, History of Embedded Systems, Classification, Major Applicati	on A	reas,		
Purpose of Embe					
Characteristics an	nd Quality Attributes of Embedded Systems.				
UNIT - II		Leo	cture	Hrs:	
Typical Embedde	ed System: Core of the Embedded System: General Purpose and Do	omai	n Spe	cific	
	cs, PLDs, Commercial Off-The-Shelf Components (COTS), Memor				
	ng to the type of Interface, Memory Shadowing, Memory selection				
-	and Actuators, Communication Interface: Onboard and External C	omr	nunic	ation	L
Interfaces. DDR	, Flash, NVRAM				
UNIT - III			cture		
	vare: Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, I			Clo	żk,
	Embedded Firmware Design Approaches and Development Language				
UNIT - IV			cture		
	bedded System Design: Operating System Basics, Types of Operat	ing S	Syste	ms,	
Tasks, Process an	nd Threads, Multiprocessing and Multitasking, Task Scheduling.				
UNIT - V			cture		
Task Communica	tion: Shared Memory, Message Passing, Remote Procedure Call and	nd So	ocket	s, Ta	sk
	Task Communication/Synchronization Issues, Task Synchronization				
Device Drivers, 1	How to Choose an RTOS.				
Textbooks:					
1. Introduct	ion to Embedded Systems - Shibu K.V, Mc Graw Hill.				
Reference Book	S:				
	ed Systems - Raj Kamal, TMH.				
	ed System Design - Frank Vahid, Tony Givargis, John Wiley.				
	ed Systems – Lyla, Pearson, 2013				
	edded Software Primer - David E. Simon, Pearson Education.				



1. 2.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR (Established by Govt. of A.P., ACT No.30 of 2008) ANANTHAPURAMU – 515 002 (A.P) INDIA

M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	EMBEDDED PROGRAMMING	L	T	P	C
21D55201		3	0	0	3
	Semester		I	I	
Course Objective					
•	the difference between general purpose programming languages	ano	1 En	ıbedo	led
Programming					
	ase studies for programming in Embedded systems.				
	es (CO): Student will be able to				
	e basics of Embedded C with reference to 8051.				
	and how to handle control and data pins at hardware level.				
	e objective nature of Embedded C.				
	nd the specifications of real time embedded programming with case				
UNIT - I			ture		
	NG EMBEDDED SYSTEMS IN C: Introduction to embedded s	•		roces	sor
	ng language used, operating system used, developing embedded sof				
	G THE 8051 MICROCONTROLLER FAMILY: Introduction				
	Standard 8051, Reset requirements, Clock frequency and perfo	rmaı	nce I	Mem	ory
	Γimers, Interrupts, Serial interface, Power consumption.	·		**	
UNIT - II	WODED As a second of the secon		ture		
	WORLD: Introduction Installing the Keil software and load	_			
	simulator, Building the target, Running the simulation, Dissecti	ing t	he p	rogra	ım,
Building the hard UNIT - III	iware.	Τ	4	T T	
	ITCHES. Introduction Designate humans for modifications and		ture		.1
	ITCHES: Introduction, Basic techniques for reading from porting bytes, Example: Reading and writing bits (simple version), The	•		_	
	with switch bounce, Example: Reading switch inputs (basic code).		u 101	pun	-up
UNIT - IV	with switch bounce, Example. Reading switch inputs (basic code).		ture	Hre	
	JCTURE TO YOUR CODE: Introduction, Object-oriented programmer				\overline{C}
	der (MAIN.H), The Port Header (PORT.H), Example: Restruct				
Embedded World		urm	gune	, 110	/110
	AL-TIME CONSTRAINTS: Introduction, Creating 'hardware del	avs'	usin	o Tir	ner
	ample: Generating a precise 50 ms delay, Example: Creating a p				
	for 'timeout' mechanisms, Creating loop timeouts.	0100			
UNIT - V	, 5 1	Lec	ture	Hrs:	
	N EMBEDDED OPERATING SYSTEM: Introduction, The b				ple
	ntroducing sEOS, Using Timer 0 or Timer 1, alternative archite				
	tions when using sEOS.	-	, -	1 .	
	SYSTEMS AND FUNCTION SEQUENCES:Introduction,	Imp	leme	nting	; a
	ed) system, traffic light sequencing, Animatronics dinosaur, imple				
	ed) system, Controller for a washing machine				
Textbooks:					
1. Embedde	ed C By Micheal J. Pont Pearson Education, 2002.				
2. Embedde	ed C Coding standard-Michael Barr from Neutrino.				
Reference Book	S:				

Embedded/Real Time Systems-KVKK Prasad, Dreamtech press,2005

Real Time Concepts for Embedded systems-Qing Li, Caroline Yao, CMP Books 2003.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	SENSORS AND ACTUATORS	L	T	P	C
21D55202a	Program Elective – III	3	0	0	3
	Semester	II			

Course Objectives:

- To Learn about Electro mechanical sensors.
- To Learn the use of the thermal sensors and magnetic sensors for embedded system.
- To learn the basics of radiation sensors, smart sensors and actuators.

Course Outcomes (CO): Student will be able to

- Learn about Electro mechanical sensors.
- Learn the use of the thermal sensors and magnetic sensors for embedded system.
- Learn the basics of radiation sensors, smart sensors and actuators.

UNIT - I Lecture Hrs:

Sensors/Transducers

Principles – Classification – Parameters – Characteristics - Environmental Parameters (EP) – Characterization.

Mechanical and Electromechanical Sensors

Introduction – Resistive Potentiometer – Strain Gauge – Resistance Strain Gauge – Semiconductor Strain Gauges -Inductive Sensors: Sensitivity and Linearity of the Sensor – Types-Capacitive Sensors: – Electrostatic Transducer – Force/Stress Sensors Using Quartz Resonators – Ultrasonic Sensors.

UNIT - II Lecture Hrs:

Thermal Sensors

Introduction – Gas thermometric Sensors – Thermal Expansion Type Thermometric Sensors – Acoustic Temperature Sensor – Dielectric Constant and Refractive Index thermosensors – Helium Low Temperature Thermometer – Nuclear Thermometer – Magnetic Thermometer – Resistance Change Type Thermometric Sensors – Thermoemf Sensors – Junction Semiconductor Types – Thermal Radiation Sensors – Quartz Crystal Thermoelectric Sensors – NQR Thermometry – Spectroscopic Thermometry – Noise Thermometry – Heat Flux Sensors.

Magnetic sensors

Introduction – Sensors and the Principles Behind – Magneto-resistive Sensors – Anisotropic Magnetoresistive Sensing – Semiconductor Magnetoresistors– Hall Effect and Sensors – Inductance and Eddy Current Sensors– Angular/Rotary Movement Transducers – Synchros – Synchro-resolvers - Eddy Current Sensors – Electromagnetic Flowmeter – Switching Magnetic Sensors SQUID Sensors.

UNIT - III Lecture Hrs:

Radiation Sensors

Introduction – Basic Characteristics – Types of Photosensistors/Photo detectors – X-ray and Nuclear Radiation Sensors – Fiber Optic Sensors.

Electro analytical Sensors

Introduction – The Electrochemical Cell – The Cell Potential - Standard Hydrogen Electrode (SHE) – Liquid Junction and Other Potentials – Polarization – Concentration Polarization – Reference Electrodes - Sensor Electrodes – Electro ceramics in Gas Media.

UNIT - IV Lecture Hrs:

Smart Sensors

Introduction – Primary Sensors – Excitation – Amplification – Filters – Converters – Compensation–Information Coding/Processing - Data Communication – Standards for Smart Sensor Interface – The



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

omation	

Sensors – **Applications**

Introduction – On-board Automobile Sensors (Automotive Sensors) – Home Appliance Sensors – Aerospace Sensors — Sensors for Manufacturing –Sensors for environmental Monitoring.

UNIT - V Lecture Hrs:

Actuators

Pneumatic and Hydraulic Actuation Systems - Actuation systems - Pneumatic and hydraulic systems - Directional Control valves - Presure control valves - Cylinders - Servo and proportional control valves - Process control valves - Rotary actuators.

Mechanical Actuation Systems- Types of motion – Kinematic chains – Cams – Gears – Ratchet and pawl – Belt and chain drives – Bearings – Mechanical aspects of motor selection.

Electrical Actuation Systems-Electrical systems - Mechanical switches - Solid-state switches Solenoids - D.C. Motors - A.C. motors - Stepper motors.

Textbooks:

- 1.D. Patranabis, "Sensors and Transducers", PHI Learning Private Limited.
- 2. W. Bolton, "Mechatronics", Pearson Education Limited.

Reference Books:

- 1. Ernest O.Doebelin, Measurement Systems Application & Design,4th Edition,Mc-GrawHill Publishing company
- 2. C. Rangan , G Sarma , V.S.V. Mani Instrumentation: Devices and Systems, 4th Edition, McGrawHill Publishing company



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	MODERN CONTROL THEORY	L	T	P	(
21D55202b	Program Elective – III	3	0	0	3
	Semester	<u> </u>	I	I	
G 014 4					
Course Objective					_
	tand concepts of modern control system To explain the concepts	of st	ate v	arıat)le
analysis.					
•	and analyze non linear control systems.				
•	e the concept of stability for nonlinear control systems and their ca	_	rizat	ion.	
	he comprehensive knowledge of optimal theory for Control Syste	ms.			
	s (CO): Student will be able to				
	d concepts of modern control system To explain the concepts	of st	ate v	ariat	ole
analysis.					
	analyze non linear control systems.				
 Analyze tł 	ne concept of stability for nonlinear control systems and their cate	goriz	ation	١.	
 Apply the 	comprehensive knowledge of optimal theory for Control Systems				
UNIT - I		Lec	ture	Hrs:	
	eliminaries and State Variable Analysis				
	d Vector Spaces – Linear combinations and Bases – Linear Transf			s and	L
	Product and Norms – Eigen values, Eigen Vectors and a Canonica				
	Linear systems – The concept of state – State space model of Dyna				-
	nd Linearity – Non uniqueness of state model – State diagrams for				
	s - Existence and Uniqueness of Solutions to Continuous-Time Sta				
	r Time Invariant Continuous-Time State Equations – State transiti			and	
	mplete solution of state space model due to zero input and due to z				
UNIT - II		Lec	ture	Hrs:	
Controllability an					
	f controllability – Controllability tests, different state transformation				
	ordon canonical forms and Controllability canonical forms for Co				•
	- General concept of Observability - Observability tests for Cont	ınuoı	ıs-Tı	me	
	 Observability of different State transformation forms. 	Γ_			
UNIT - III		Lec	ture	Hrs:	
	Controllers and Observers		~		
State feedback cor	atroller design through Pole Assignment, using Ackkermans formula	ıla– S	State		
	ler and Reduced order observers.	_	ture		_

Introduction – Non Linear Systems - Types of Non-Linearities – Saturation – Dead-Zone - Backlash – Jump Phenomenon etc; Linearization of nonlinear systems, Singular Points and its types – Describing function—describing function of different types of nonlinear elements, – Stability analysis of Non-Linear systems through describing functions. Introduction to phase-plane analysis, Method of Isoclines for Constructing Trajectories, Stability analysis of nonlinear systems based on phase-plane method.

UNIT - V Lecture Hrs:

Stability Analysis

Stability in the sense of Lyapunov, Lyapunov's stability and Lypanov's instability theorems - Stability Analysis of the Linear continuous time invariant systems by Lyapunov second method –



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Generation of Lyapunov functions – Variable gradient method – Krasooviski's method.

Textbooks:

- 1. M.Gopal, Modern Control System Theory, New Age International 1984
- 2. Ogata. K, Modern Control Engineering, Prentice Hall 1997
- 3. N K Sinha, Control Systems, New Age International 3rd edition.

Reference Books:

1. Donald E.Kirk, Optimal Control Theory an Introduction, Prentice - Hall Network series - First edition.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	ARTIFICIAL INTELLIGENCE AND MACHINE	L	T	P	2
21D38301b	LEARNING (Program Elective – III)	3	0 I	0	3
	Semester		1	L	
Course Objectiv	es:				
	the difference between optimal reasoning vs human like reasoning				
	stand the notions of state space representation, exhaustive search		ıristic	e sea	rch
	h the time and space complexities	-,			
•	different knowledge representation techniques				
	estand the applications of Al: namely Game Playing, Theorem	Pro	ving.	Ext	er
	Machine Learning and Natural. Language Processing		, 111-6,	ر	, •••
	es (CO): Student will be able to				
	the ability to formulate an efficient problem space for a prob	lem	expre	essed	iı
English.					
	he ability to select a search algorithm for a problem and charact	erize	its t	ime	an
	mplexities.				
_	he skill for representing knowledge using the appropriate technique	e.			
	the ability to apply Al techniques to solve problems of Game		ving,	Ext	eı
	Machine Learning and Natural Language Processing.		<i>J U</i> ,	•	
UNIT - I		Lec	ture	Hrs:	
Introduction, His	tory, Intelligent Systems, Foundations of AI, Sub areas of AI, App	licati	ons.		
Problem Solving	 State-Space Search and Control Strategies: Introduction, Genera 	l Pro	blem		
	eristics of Problem, Exhaustive Searches, Heuristic Search Technic				
	onstraint Satisfaction. Game Playing, Bounded Look-ahead Strate	gy an	d use	of	
	ions, Alpha-Beta Pruning				
UNIT - II		Lec	ture	Hrs:	
	and Logic Programming				
	positional Calculus, Propositional Logic, Natural Deduction System				
	Tableau System in Propositional Logic, Resolution Refutation in				
	Logic, Logic Programming. Knowledge Representation: Introducti				S
	presentation, Knowledge Representation using Semantic Network,	Exte	enaea	Į.	
	ks for KR, Knowledge Representation using Frames.	Τ	.4	T T	
UNIT - III	- 1 A12 42	Lec	ture	Hrs:	
Expert System a	nd Applications ses in Building Expert Systems, Expert System Architecture, Expe	rt Cr	ctom	. Ve	
	ms, Truth Maintenance Systems, Application of Expert Systems, L				ьd
	y Measure – Probability Theory: Introduction, Probability Theory,				
	nty Factor Theory, Dempster-Shafer Theory.	Бау	csiaii	וויים	UΙ
UNIT - IV	lity ractor ricory, Bompster Sharer ricory.	Lec	ture	Hrs	
Machine-Learni	ı no Paradioms				
	ng Larauigns phine Learning Systems Supervised and Unsupervised Learning Tr	_			

Introduction. Machine Learning Systems. Supervised and Unsupervised Learning. Inductive Learning. Learning Decision Trees (Text Book 2), Deductive Learning. Clustering, Support Vector Machines. Artificial Neural Networks: Introduction, Artificial Neural Networks, Single- Layer Feed-Forward Networks, Multi-Layer Feed-Forward Networks, Radial- Basis Function Networks, Design Issues of Artificial Neural Networks, Recurrent Networks.

UNIT - V Lecture Hrs:

Advanced Knowledge Representation Techniques



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Case Grammars, Semantic Web Natural Language Processing: Introduction, Sentence Analysis Phases, Grammars and Parsers, Types of Parsers, Semantic Analysis, Universal Networking Knowledge.

Textbooks:

- 1. Saroj Kaushik. Artificial Intelligence. Cengage Learning, 2011.
- 2. Russell, Norvig: Artificial intelligence, A Modern Approach, Pearson Education, Second Edition. 2004.

Reference Books:

1. Rich, Knight, Nair: Artificial intelligence, Tata McGraw Hill, Third Edition 2009.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	SOFT COMPUTING TECHNIQUES	L	T	P	C
21D06301b	Program Elective – IV	3	0	0	3
	Semester		I	I	
Course Objectives:					
 To understand the 	ne concepts of different types neural networks				
	ne concepts of fuzzy logic systems				
 To learn concept 	ts of genetic algorithm				
Course Outcomes (CO): Student will be able to				
 Understand the c 	concepts of different types neural networks				
 Understand the c 	concepts of fuzzy logic systems				
• Learn concepts of	of genetic algorithm				
UNIT - I		Lec	cture	Hrs:	
Fundamentals of N	eural Networks & Feed Forward Networks: Basic Concept o	f Ne	ural		
Networks, Human B	rain, Models of an Artificial Neuron, Learning Methods, Neura	ıl Ne	twor	ks	
Architectures.					
	ral Network: Single Layer Feed Forward Neural Network, The	Perc	eptro	on	
Model,					
	ward Neural Network, Architecture of a Back Propagation Netw				
	gation Learning, Selection of various Parameters in BPN. Appli	catio	on of	Back	
	ks in Pattern Recognition & Image Processing.				
UNIT - II			cture		
	ries & ART Neural Networks: Basic concepts of Linear				
	amical systems, Mathematical Foundation of Discrete-T				
	thematical Foundation of Gradient-Type Hopfield Networks, T				
	ne Networks, Applications of HPF in Solution of Optim				
	Traveling salesman tour length, Summing networks with digital				
	r Equations, Bidirectional Associative Memory Networks; (Just	er S	tructi	ire.
	, Classical ART Networks, Simplified ART Architecture	Τ	- 4	T T	
UNIT - III			cture		
	tems: Fuzzy sets, Crisp Relations, Fuzzy Relations, Crisp Logic				_
	Fuzzy Rule based system, Defuzzification Methods, Applicatio oller, Air Conditioner Controller.	ns: C	леg	V 101	S
•	oner, Air Conditioner Controller.	Τ	.4	T Luc.	
UNIT - IV	as Desig Company of Comptine Algorithms (CA). Biological hope		cture		
_	Basic Concepts of Genetic Algorithms (GA), Biological back,	_			
	ing Principle, Encoding, Fitness Function, Reproduction, Inherit		э Оре	rator	s,
	on and Deletion, Mutation Operator, Bit-wise Operators used in Convergence of Genetic Algorithm.	UΑ,			
UNIT - V	Convergence of Genetic Algorithm.	Loc	cture	Urgi	
	ypes of Hybrid Systems, Neural Networks, Fuzzy Logic, and Ge				me
•	orithm based BPN: GA Based weight Determination, Fuzzy Bac		_		
•	fuzzy numbers, Fuzzy Neuron, Fuzzy BP Architecture, Learning				
Inference by fuzzy B		, 111 1	uzzy	ווע	٠,
Textbooks:	AA A 11				
	tificial Neural Systems - J.M.Zurada, Jaico Publishers				
	Fuzzy Logic & Genetic Algorithms: Synthesis & Applications -	C D	incol	roron	

2. Neural Networks, Fuzzy Logic & Genetic Algorithms: Synthesis & Applications -S. Rajasekaran,

G.A. VijayalakshmiPai, July 2011, PHI, New Delhi.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

- 3. Genetic Algorithms by David E. Gold Berg, Pearson Education India, 2006.
- 4. Neural Networks & Fuzzy Sytems- Kosko.B., PHI, Delhi, 1994.

Reference Books:

- 1. Artificial Neural Networks Dr. B. Yagananarayana, 1999, PHI, New Delhi.
- 2.An introduction to Genetic Algorithms Mitchell Melanie, MIT Press, 1998
- 3. Fuzzy Sets, Uncertainty and Information- Klir G.J. & Folger. T. A., PHI, Delhi, 1993.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	DESIGN OF FAULT TOLERANT SYSTEMS	L	T	P	C
21D06103b	Program Elective – IV	3	0	0	3
Semester			I	I	

Course Objectives:

- To provide broad understanding of fault diagnosis and tolerant design approach.
- To illustrate the framework of test pattern generation using semi and full automatic approach.
- To acquire the knowledge of scan architectures.
- To acquire the knowledge of design of built-in-self test.

Course Outcomes (CO): Student will be able to

- Provide broad understanding of fault diagnosis and tolerant design approach.
- Illustrate the framework of test pattern generation using semi and full automatic approach.
- Acquire the knowledge of scan architectures.
- Acquire the knowledge of design of built-in-self test.

UNIT - I Lecture Hrs:

Fault Tolerant Design

Basic concepts: Reliability concepts, Failures & faults, Reliability and Failure rate, Relation between reliability and mean time between failure, maintainability and availability, reliability of series, parallel and parallel-series combinational circuits.

Fault Tolerant Design

Basic concepts-static, dynamic, hybrid, triple modular redundant system (TMR), 5MR reconfiguration techniques, Data redundancy, Time redundancy and software Redundancy concepts.

UNIT - II Lecture Hrs:

Self Checking circuits & Fail safe Design

Basic concepts of self checking circuits, Design of Totally self checking checker, Checkers using m out of n codes, Berger code, Low cost residue code.

Fail Safe Design- Strongly fault secure circuits, fail safe design of sequential circuits using partition theory and Berger code, totally self checking PLA design

UNIT - III Lecture Hrs:

Design for Testability

Design for testability for combinational circuits: Basic concepts of Testability, Controllability and observability, The Reed Muller's expansion technique, use of control and syndrome testable designs. Design for testability by means of scan

Making circuits Testable, Testability Insertion, Full scan DFT technique- Full scan insertion, flip-flop Structures, Full scan design and Test, Scan Architectures-full scan design, Shadow register DFT, Partial scan methods, multiple scan design, other scan designs.

UNIT - IV Lecture Hrs:

Logic Built-in-self-test

BIST Basics-Memory-based BIST,BIST effectiveness, BIST types, Designing a BIST, Test Pattern Generation-Engaging TPGs, exhaustive counters, ring counters, twisted ring counter, Linear feedback shift register, Output Response Analysis-Engaging ORA's, One's counter, transition counter, parity checking, Serial LFSRs, Parallel Signature analysis, BIST architectures-BIST related terminologies, A centralised and separate Board-level BIST architecture, Built-in evaluation and self test(BEST), Random Test socket(RTS), LSSD On-chip self test, Self—testing using MISR and SRSG, Concurrent BIST, BILBO, Enhancing coverage, RT level BIST design-CUT design, simulation and synthesis, RTS BIST insertion, Configuring the RTS BIST, incorporating configurations in BIST, Design of STUMPS, RTS and STUMPS results.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

UNIT - V Lecture Hrs:

Standard IEEE Test Access Methods

Boundary Scan Basics, Boundary scan architecture- Test access port, Boundary scan registers, TAP controller, the decoder unit, select and other units, Boundary scan Test Instructions-Mandatory instructions, Board level scan chain structure-One serial scan chain, multiple-scan chain with one control test port, multiple-scan chains with one TDI,TDO but multiple TMS, Multiple-scan chain, multiple access port, RT Level boundary scan-inserting boundary scan test hardware for CUT, Two module test case, virtual boundary scan tester, Boundary Scan Description language.

Textbooks:

- 1. Fault Tolerant & Fault Testable Hardware Design- Parag K.Lala, PHI, 1984.
- 2. Digital System Test and Testable Design using HDL models and Architectures ZainalabedinNavabi, Springer International Ed.,

Reference Books:

- 1. Digital Systems Testing and Testable Design-MironAbramovici, Melvin A.Breuer and Arthur D. Friedman, Jaico Books
- 2. Essentials of Electronic Testing- Bushnell & VishwaniD. Agarwal, Springers.
- 3. Design for Test for Digital IC's and Embedded Core Systems- Alfred L. Crouch, 2008



Textbooks:

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR (Established by Govt. of A.P., ACT No.30 of 2008) ANANTHAPURAMU – 515 002 (A.P) INDIA

M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	HARDWARE AND SOFTWARE CO-DESIGN	L	T	P	C
21D06204a	Program Elective – IV	3	0	0	3
	Semester		I	I	
Course Objectiv	es:				
 To acquire th 	e knowledge on various models of Co-design.				
	ne interrelationship between Hardware and software in a embedded	•			
 To acquire th 	e knowledge of firmware development process and tools during Co	o-des	sign.		
	d validation methods and adaptability.				
Course Outcome	es (CO): Student will be able to				
• Acquire the k	knowledge on various models of Co-design.				
• Explore the i	nterrelationship between Hardware and software in a embedded sys	stem			
• Acquire the k	knowledge of firmware development process and tools during Co-d	esigi	n.		
• Understand v	ralidation methods and adaptability.				
UNIT - I		Leo	cture	Hrs:	
Co- Design Issue	es				
	els, Architectures, Languages, A Generic Co-design Methodology.	Co-	Synt	nesis	
Algorithms					
	re synthesis algorithms: hardware – software partitioning distribute	d sy	stem	co-	
synthesis.		1			
UNIT - II Prototyping and		Leo	cture	Hrs:	
and Application S High performance	nfrastructure.	rget -Arc	Arcl	ures	ure foi
Mixed Systems. UNIT - III	1	Ιω	cture	Urc.	
	chniques and Tools for Embedded Processor Architectures	Let	iule	1115.	
Modern embedde	ed architectures, embedded software development needs, compilated ration in a compiler development environment.	ion	techn	olog	ies,
UNIT - IV	action in a compiler development environment.	Ια	cture	Urc.	
	tion and Verification	LCC	ture	1115.	
~ -	n, the co-design computational model, concurrency coordinating co	ncur	rent		
	erfacing components, design verification, implementation verificat			catio	n
tools, interface ve		1011,	V CI III	cuito	11
UNIT - V	Threation.	Lea	cture	Hrs	
	ystem – Level Specification and Design-I				
	pecification, design representation for system level synthesis, system	n lev	el		
	ystem – Level Specification and Design-II				
~ ~	pecifications and multi language co-simulation, the cosyma system	and	lycos		
System.					



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

- 1. Hardware / Software Co- Design Principles and Practice Jorgen Staunstrup, Wayne Wolf Springer, 2009.
- 2. Hardware / Software Co- Design Giovanni De Micheli, MariagiovannaSami,Kluwer Academic Publishers, 2002.

Reference Books:

1. A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont, Springer, 2010.



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	EMBEDDED SYSTEM DESIGN LAB	L	T	P	C
21D06205		0	0	4	2
	Semester	II			

Course Objectives:

- To familiarize with embedded systems programming concepts
- To implement different embedded communication and interfacing protocols

Course Outcomes (CO):

- Familiarize with embedded systems programming concepts
- Implement different embedded communication and interfacing protocols

List of Experiments:

1. Functional Testing of Devices

Flashing the OS on to the device into a stable functional state by porting desktop environment with necessary packages.

2. Exporting Display on to other Systems

Making use of available laptop/desktop displays as a display for the device using SSH client & X11 display server.

3. GPIO Programming

Programming of available GPIO pins of the corresponding device using native programming language. Interfacing of I/O devices like LED/Switch etc., and testing the functionality.

4. Interfacing Chronos eZ430

Chronos device is a programmable Texas Instruments watch which can be used for multiple purposes like PPT control, Mouse operations etc., Exploit the features of the device by interfacing with devices.

5. ON/OFF Control Based On Light Intensity

Using the light sensors, monitor the surrounding light intensity & automatically turn ON/OFF the high intensity LED's by taking some pre-defined threshold light intensity value.

6. Battery Voltage Range Indicator

Monitor the voltage level of the battery and indicating the same using multiple LED's (for ex: for 3V battery and 3 LEDs, turn on 3 LEDs for 2-3V, 2 LEDs for 1-2V, 1 LED for 0.1-1V & turn off all for 0V)

7. Dice Game Simulation

Instead of using the conventional dice, generate a random value similar to dice value and display the same using a 16X2 LCD. A possible extension could be to provide the user with option of selecting single or double dice game.

8. Displaying RSS News Feed On Display Interface

Displaying the RSS news feed headlines on a LCD display connected to device. This can be adapted to other websites like twitter or other information websites. Python can be used to acquire data from the internet.

9. Porting Open w.r.t the Device

Attempt to use the device while connecting to a WiFi network using a USB dongle and at the same time providing a wireless access point to the dongle.

10. Hosting a website on Board

Building and hosting a simple website(static/dynamic) on the device and make it accessible online. There is a need to install server (eg: Apache) and thereby host the website.

11. Webcam Server



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Interfacing the regular USB webcam with the device and turn it into fully functional IP webcam & test the functionality.

12. FM Transmission

Transforming the device into a regular FM transmitter capable of transmitting audio at desired frequency (generally 88-108 Mhz)

Software Requirements:

Keil / Python

Hardware Requirements:

Arduino/Raspbery Pi/Beaglebone



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	EMBEDDED PROGRAMMING LAB	L	T	P	C
21D55202		0	0	4	2
	Semester]	II	

Course Objectives:

- To understand the concepts of Embedded 'C' programming
- To implement given program on 8051 microcontroller
- To implement given program on LPC2148 microcontroller

Course Outcomes (CO):

- Understand the concepts of Embedded 'C' programming
- Implement given program on 8051 microcontroller
- Implement given program on LPC2148 microcontroller

List of Experiments:

Embedded C programming and testing using 8051 advanced development board and KEIL tools.

- 1. (i) Program to perform arithmetic operations.
 - (ii) Program to perform sorting of numbers.
- 2. Program to shift LED's Left and right.
- 3. Program for DIP switch interface.
- 4. Program to display message in LCD 8 bit mode.
- 5. Program to display picture in GLCD 128X64.
- 6. Program to send data serially through serial port.
- 7. Program to display I2C RTC(DS1307) to Hyper terminal window.
- 8. Program to display digital temperature sensor output.
- 9. Program for 4X4 matrix keyboard with LCD.
- 10. Program to interface stepper motor.
- 11. Program to interface relay.

Embedded C programming and testing using LPC2148 development kit(Real time environment)

- 1. Program to interface LED and implement Multi-tasking.
- 2. Program to display RTC-ADC on LCD.
- 3. Program to display message on GLCD

Software Requirements:

Keil for C51, Keil for ARM

Hardware Requirements:

8051 Development boards, LPC2148 Development boards



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	EMBEDDED SYSTEMS PROTOCOLS	L	T	P	C
21D06301a	Program Elective – V	3	0	0	3
1	Semester		II	Ι	
Course Objectiv	ves:				
 To acquire k 	nowledge on communication protocols of connecting Embedded S	ysten	ıs.		
 To understar 	nd the design parameters of USB and CAN bus protocols.				
 To understar 	nd the design issues of Ethernet in Embedded networks.				
 To acquire the 	ne knowledge of wireless protocols in Embedded domain.				
Course Outcom	es (CO): Student will be able to				
Acquire kno	wledge on communication protocols of connecting Embedded Syst	ems.			
• Understand t	he design parameters of USB and CAN bus protocols.				
 Understand t 	he design issues of Ethernet in Embedded networks.				
	knowledge of wireless protocols in Embedded domain.				
UNIT - I		Lect	ure F	Irs:	
Embedded Con	nmunication Protocols				
Embedded Netw	orking: Introduction - Serial/Parallel Communication - Serial com	nmuni	catio	n	
protocols -RS232	2 standard – RS485 – Synchronous Serial Protocols -Serial Periphe	eral In	terfa	ce	
(SPI) – Inter Inte	egrated Circuits (I2C) – PC Parallel port programming - ISA/PCI B	us pr	otoco	ols –	
Firewire.					
UNIT - II		Lect	ure I	Irs:	
USB and CAN I	Bus				
	$duction-Speed\ Identification\ on\ the\ bus-USB\ States-USB\ bus$				
	ow types –Enumeration –Descriptors –PIC 18 Microcontroller USI				
•	Bus – Introduction - Frames –Bit stuffing –Types of errors –Nomi	inal B	it Tii	ning	; —
	ller CAN Interface –A simple application with CAN.				
UNIT - III		Lect	ure I	Irs:	
Ethernet Basics					
	network – Inside Ethernet – Building a Network: Hardware				
	1 network speed - Design choices: Selecting components -Ethe		Contr	oller	's –
	et in local and internet communications – Inside the Internet protoc				
UNIT - IV		Lect	ure I	Hrs:	
Embedded Ethe					
	sages using UDP and TCP – Serving web pages with Dynamic Date				
	nd to user Input – Email for Embedded Systems – Using FTP – Ke	eping	Devi	ices a	and
Network secure.					
UNIT - V		Lect	ure F	ırs:	

Wireless Embedded Networking

Wireless sensor networks – Introduction – Applications – Network Topology – Localization – Time Synchronization - Energy efficient MAC protocols –SMAC – Energy efficient and robust routing – Data Centric routing.

Textbooks:

- 1. Embedded Systems Design: A Unified Hardware/Software Introduction Frank Vahid, Tony Givargis, John & Wiley Publications, 2002.
- 2. Parallel Port Complete: Programming, interfacing and using the PCs parallel printer port Jan Axelson, Penram Publications, 1996.

Reference Books:



M.TECH. IN EMBEDDED SYSTEMS

- 1. Advanced PIC microcontroller projects in C: from USB to RTOS with the PIC18F series Dogan Ibrahim, Elsevier 2008.
- 2. Embedded Ethernet and Internet Complete Jan Axelson, Penram publications, 2003.
- 3. Networking Wireless Sensors BhaskarKrishnamachari□, Cambridge press 2005.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	COMMUNICATION BUSES AND INTERFACES	L	T	P	C
21D06301c	Program Elective – V	3	0	0	3
	Semester		II	I	
Course Objectiv					
	stand the concepts of different types of serial buses.				
	about CAN, PCIe and USB architecture				
	about data streaming using serial communication protocols				
Course Outcome	es (CO): Student will be able to				
 Understa 	nd the concepts of different types of serial buses.				
 Learn ab 	out CAN, PCIe and USB architecture				
 Learn ab 	out data streaming using serial communication protocols				
UNIT - I		Lec	ture I	Irs:	
Serial Busses- C	ables, Serial busses, serial versus parallel, Data and Control Signa	l- dat	a frar	ne, d	ata
rate, features, Lir	nitations and applications of RS232, RS485, I2C, SPI				
UNIT - II		Lec	ture I	Hrs:	
CAN ARCHITE	CTURE- ISO 11898-2, ISO 11898-3, Data Transmission- ID allo	catio	n, Bi	t	
	Application layers, Object layer, Transfer layer, Physical layer, Fra		-		ata
	ame, Error frame, Over load frame, Ack slot, Inter frame spacing,				
Applications.				-	
UNIT - III		Lec	ture I	Hrs:	
PCIe					
Revision, Config	uration space- configuration mechanism, Standardized registers, B	Bus en	umei	ation	ı,
Hardware and So	ftware implementation, Hardware protocols, Applications.				
UNIT - IV		Lec	ture I	Hrs:	
USB					
	Control transfers, Bulk transfer, Interrupt transfer, Isochronous tra				
	vice detection, Default state, Addressed state, Configured state, er				
	criptor types and contents- Device descriptor, configuration descriptor	otor, l	nterf	ace	
	pint descriptor, String descriptor. Device driver.	Т			
UNIT - V			ture I	Hrs:	
	Serial Communication Protocal- Serial Front Panel Data Port(SI				
	low control, serial FPDP transmission frames, fiber frames and co	pper	cable		
Textbooks:					
_	sive Guide to controller Area Network – Wilfried Voss, Copperhil	l Med	lia		
Corporation, 2nd	·			_	
	nplete-COM Ports, USB Virtual Com Portsand Ports for Embedde	d Sys	tems	- Jan	
	ew Research, 2nd Ed.,				
Reference Books					
_	e – Jan Axelson, Penram Publications.				
2.PCI Express Te	echnology – Mike Jackson, Ravi Budruk, Mindshare Press.				



M.TECH. IN EMBEDDED SYSTEMS

Course Code	ROBOTICS	L	T	P	C			
21D55301a	Program Elective – V	3	0	0	3			
	Semester		II	I				
Course Objective	s:							
 To describ 	be the various elements that make an industrial robot system							
 To discuss 	various applications of industrial robot systems							
 To analyze 	e robot manipulators in terms of their kinematics, kinetics, and co	ntrol						
 To design 	a model robot manipulators and analyze their performance,	thro	ugh	runn	ing			
	s using a MATLAB-based Robot Toolbox							
Course Outcomes	s (CO): Student will be able to							
Describe to	he various elements that make an industrial robot system							
 Discuss va 	arious applications of industrial robot systems							
Analyze ro	obot manipulators in terms of their kinematics, kinetics, and contr	ol						
• Design a	model robot manipulators and analyze their performance,	thro	ugh	runn	ing			
	s using a MATLAB-based Robot Toolbox							
UNIT - I			ture I					
Introduction & B	asic Definitions: History pf robots-robot anatomy, Coordinate S	ystem	ıs , H	umaı	n			
arm Characteristic	s, Cartesian, Cylindrical, Polar, coordinate frames, mapping tra	nsfor	m.					
UNIT - II		Lect	ture I	Hrs:				
	erse Kinematics: Kinematics, Mechanical structure and notation							
	DenavitHatenberg notation, manipulator transformation matrix, e	xamp	oles i	nvers	e			
kinematics.								
UNIT - III			ure I					
	on – Statics – Dynamic Modeling: Velocity Propagation along l			•				
	n singularities – Lagrange Euler formulation Newton Euler form	ulatio	n bas	sics o	of			
trajectory planning	Ţ,	Ŧ .		·				
UNIT - IV	A		ure I					
	Actuators Sensors and Vision: Hydraulic and Electrical Systems I				s,			
	cylinders, stepper motors, Encoders and AC Motors Range and u							
	sistance Transducers, Piezo-electric, Infrared and Lasers Applica			ensor	s:			
	trasonic, Barcode Readers and RFID – Fundamentals of Robotic			T				
UNIT - V	Service To test in Applications Decreasing and institute Ass		ure I	ırs:				
	cations.: Industrial Applications – Processing applications – Ass	embi	У					
Textbooks:	ection applications, Non Industrial applications.							
	and Control: R.K. Mittal and I.J. Nagarath, TMH 2003.							
	on to Robotics – P.J. Mckerrow, ISBN: 0201182408							
	on to Robotics – F.J. McKerrow, ISBN, 0201182408 on to Robotics – S. Nikv, 2001, Prentice Hall,							
	nics and Robotics: Design & Applications – A. Mutanbara, 1999,	CRC	Pres	S				
Reference Books:			1100	υ.				
	- K.S. Fu, R.C. Gonzalez and C.S.G. Lee, 2008, TMH.							
1. Robotics	1. ROUGHES – K.S. Pu, K.C. GOHZAICZ AHU C.S.G. Lee, 2006, TWITI.							



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

AUDIT COURSE-I



M.TECH. IN EMBEDDED SYSTEMS

Course Code	ENGLISH FOR RESEARCH PAPER WRITING	L	T	P	C
21DAC101a		2	0	0	0
	Semester			I	
Course Objectiv	es: This course will enable students:				
	nd the essentials of writing skills and their level of readability				
 Learn ab 	out what to write in each section				
	ualitative presentation with linguistic accuracy				
Course Outcome	es (CO): Student will be able to				
 Understa 	nd the significance of writing skills and the level of readability				
 Analyze 	and write title, abstract, different sections in research paper				
 Develop 	the skills needed while writing a research paper				
UNIT - I			e Hrs		
	Research Paper- Planning and Preparation- Word Order- Useful Pes-Structuring Paragraphs and Sentences-Being Concise and Remoguity				
UNIT - II	Le	ectur	e Hrs	:10	
	nents of a Research Paper- Abstracts- Building Hypothesis-Regs- Hedging and Criticizing, Paraphrasing and Plagiarism, Cauterize			oblei	n -
UNIT - III	Lo	ectur	e Hrs	:10	
Introducing Revi Conclusions-Rec	ew of the Literature – Methodology - Analysis of the Data-Findionmendations.	ngs	- Dis	cussi	on-
UNIT - IV		Le	cture	Hrs:)
	l for writing a Title, Abstract, and Introduction				
UNIT - V				Hrs:	
	uage to formulate Methodology, incorporate Results, put forth Arg	gume	nts a	nd dr	aw
Conclusions					
Suggested Read					
	R (2006) Writing for Science, Yale University Press (available on	Goo	gle E	Books	,)
	urriculum of Engineering & Technology PG Courses [Volume-I]		4v, D	200	
•	006) How to Write and Publish a Scientific Paper, Cambridge Uni N (1998), Handbook of Writing for the Mathematical Sciences, S		-	ess	
3. Highman	•	ı. - XIVI	•		
_	Vallwork, English for Writing Research Papers, Springer New Yor	k Do	ordred	cht	
	rg London, 2011				



Disaster Mitigation:

Suggested Reading

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR (Established by Govt. of A.P., ACT No.30 of 2008) ANANTHAPURAMU – 515 002 (A.P) INDIA

M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code		L	T	P	C
21DAC101b	DISASTER MANAGEMENT	2	0	0	0
	Semester		ı	İ	
Course Objectives: 7	This course will enable students:				
 Learn to dem and humanita 	nonstrate critical understanding of key concepts in rian response.	n disas	ter risk	reducti	on
 Critically evaluation Multiple pers 	luatedisasterriskreduction and humanitarian response popectives.	licy and	d praction	ce from	
 Developanune 	derstandingofstandardsofhumanitarianresponseandpracti nd conflict situations	calrele	vancein	specific	types
	erstandthestrengthsandweaknessesofdisastermanagemen in different countries, particularly their home country or				
UNIT - I					
Introduction:					
Disaster:Definition,F	FactorsandSignificance;DifferenceBetweenHazardandDis	aster;N	laturalaı	nd	
Manmade Disasters:	Difference, Nature, Types and Magnitude.				
Disaster Prone Area	as in India:				
Study of Seismic Zo	nes; Areas Prone to Floods and Droughts, Landslides and	nd Ava	lanches	Areas	Prone
to Cyclonic and Co	pastal Hazards with Special Reference to Tsunami; F	ost- D	isaster	Disease	s and
Epidemics					
UNIT - II					
Repercussions of Di	isasters and Hazards:				
Economic Damage,	Loss of Human and Animal Life, Destruction of Ec	osysten	n. Natu	ral Disa	asters:
Earthquakes, Volcani	sms,Cyclones,Tsunamis,Floods,DroughtsandFamines,La	ndslide	s and	Avalaı	nches,
Man-made disaster: I	Nuclear Reactor Meltdown, Industrial Accidents, Oil Sli	cks and	l Spills,	Outbre	aks of
Disease and Epidemi	cs, War and Conflicts.				
UNIT - III					
Disaster Preparedn	ess and Management:				
Preparedness: Moni	itoring of Phenomena Triggering ADisasteror Haz	ard; E	Evaluati	on of	Risk:
Application of Rem	note Sensing, Data from Meteorological and Other	Agenci	es, Med	dia Re	ports:
Governmental and C	ommunity Preparedness.				_
UNIT - IV					
Risk Assessment Di	saster Risk:				
Concept and Eleme	ents, Disaster Risk Reduction, Global and Nationa	1 Disa	ster Ri	sk Situ	ation.
_	sessment, Global Co-Operation in Risk Assessment and Wa				
•	Strategies for Survival.	J	-	•	•
UNIT - V					

Meaning, Concept and Strategies of Disaster Mitigation, Emerging Trends In Mitigation. Structural

Mitigationand Non-Structural Mitigation, Programs of Disaster Mitigation in India.



M.TECH. IN EMBEDDED SYSTEMS

- 1. R.Nishith, Singh AK, "Disaster Management in India: Perspectives, issues and strategies
- 2. "'New Royal book Company..Sahni,PardeepEt.Al.(Eds.),"DisasterMitigationExperiencesAndReflections",PrenticeHa ll OfIndia, New Delhi.
- 3. GoelS.L.,DisasterAdministrationAndManagementTextAndCaseStudies",Deep&Deep Publication Pvt. Ltd., New Delhi



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	SANSKRITI	FOR TECHNICAL KNOWLEDGE	1	L	T	P	C
21DAC101c				2	0	0	0
		Seme	ster			Ī	
Course Objecti	ves: This course w	ill enable students:					
To get a	working knowled	ge in illustrious Sanskrit, the scientific	lang	uage in	the wo	rld	
 Learnin 	g of Sanskrit to im	prove brain functioning					
 Learnin 	gofSanskrittodevel	opthelogicinmathematics, science&otl	nersub	ojects e	nhancin	g the	
memory	power						
• The eng	ineering scholars e	equipped with Sanskrit will be able to	explo	re the l	nuge		
	dge from ancientli						
Course Outcon	nes (CO): Student	will be able to					
 Underst 	anding basic Sansk	crit language					
 Ancient 	Sanskrit literature	about science &technology can be un	dersto	ood			
 Being a 	logical language w	vill help to develop logic in students					
UNIT - I							
Alphabets in S	anskrit,						
UNIT - II							
Past/Present/Fut	ure Tense, Simple	Sentences					
UNIT - III							
Order, Introduct	ion of roots						
UNIT - IV							
Technical info	mation about Sans	krit Literature					
UNIT - V							
Technical conc	epts of Engineering	g-Electrical, Mechanical, Architecture	Matl	nematic	S		
Suggested Read	ling						
1."Abhyaspust	akam" –Dr.Vishv	vas, Sanskrit-Bharti Publication, N	ew D	Delhi			
2."Teach You	rself Sanskrit"	Prathama Deeksha-VempatiKu	ıtuml	oshastr	i, Rash	triyaSa	nskrit
Sansthanam, N	ew Delhi Publica	ation				-	
3."India's Gloa	rious ScientificTr	adition" Suresh Soni, Ocean books	(P)	Ltd.,No	ew Dell	hi	



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

AUDIT COURSE-II



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code		PEDAGOGY ST	UDIES		L	T	P	C
21DAC201a					2	0	0	0
			Semest	er]	II	ı
Course Objective	ves: This cours	e will enable student	s:					
			informprogrammedesi	gna	ndpolic	y makii	ng	
	•), other agencies and						
•		ce gaps to guide the o	levelopment.					
		ent will be able to						
Students will be	able to unders	and:						
 Whatped countries 		cesarebeingusedbyte	achersinformalandinfo	rma	alclassro	ooms in	develo	ping
• What is	the evidence o	n the effectiveness of	these pedagogical pra	ctic	es, in w	hat		
condition	ns, and with w	hat population of lear	mers?					
			cticum)andtheschoolcu	ırrio	culumar	nd guida	ance	
	s best support	effective pedagogy?						
UNIT - I								
terminology	Theories		nale, Policy back groundum, Teachereducation.					
UNIT - II								
	-	ogical practices are atries. Curriculum, Te	being used by teach eacher education.	ers	in for	rmal ar	nd inf	formal
UNIT - III								
of included stu- guidance materi	dies. How car als best suppo fective pedago	teacher education (rt effective pedagogy ogical practices. Peda	es,Methodologyfortheir curriculumandpracticu? Theory of change. So agogic theory and peda	m) tren	andthes	scho cu nature	rriculur of th bo	n and ody of
UNIT - IV								
Support from th	e head		om practices and follo					
UNIT - V								

Suggested Reading

1. AckersJ,HardmanF(2001)ClassroominteractioninKenyanprimaryschools,Compare, 31 (2): 245-261.

Researchgapsandfuturedirections: Researchdesign, Contexts, Pedagogy, Teachereducation,

- $2. \quad A grawal M(2004) Curricular reformins chools: The importance of evaluation, Journal of the control of th$
- 3. Curriculum Studies, 36 (3): 361-379.

Curriculum and assessment, Dissemination and research impact.



M.TECH. IN EMBEDDED SYSTEMS

- 4. AkyeampongK(2003) Teacher training in Ghana does it count? Multi-site teachereducation research project (MUSTER) country report 1. London: DFID.
- 5. Akyeampong K, LussierK, PryorJ, Westbrook J (2013)Improving teaching and learning of basic maths and reading in Africa: Does teacherpreparation count?International Journal Educational Development, 33 (3): 272–282.
- 6. Alexander RJ(2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.
 - Chavan M (2003)ReadIndia: A mass scale, rapid, 'learning to read'campaign.
- 7. www.pratham.org/images/resource%20working%20paper%202.pdf.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	CED		201	L	T	P	C
21DAC201b	STR	ESSMANAGEMENT BY YO	JGA	2	0	0	0
			Semester		Ι	I	
Course Objecti	ves: This course	will enable students:					
To achie	eve overall healt	h of body and mind					
• To over	come stres						
Course Outcom	es (CO): Stude	nt will be able to					
	healthy mind in efficiency	n a healthy body thus improving	ng social health	also			
UNIT - I							
Definitions of I	Eight parts of yo	g.(Ashtanga)	<u> </u>				
UNIT - II							
Yam and Niyar	n.						
UNIT - III							
Do`sand Don't	sin life.						
		charyaand aparigrahaii) ;ishwarpranidhan					
UNIT - IV	in,tapa,swaanyay	,isiiwai prainciaii					
Asan and Prana	yam						
UNIT - V							
i)Variousyogpo	sesand theirben	efitsformind &body					
ii)Regularizatio	onofbreathingtec	hniques and its effects-Types	ofpranayam				
Suggested Read	ling						
		ing-Part-I": Janardan Swami Y					
		Internal Nature" by Swa	ımi Vivekananda	a, Adv	aita		
Ashrama (Public	cation Departme	nt), Kolkata					



M.TECH. IN EMBEDDED SYSTEMS

Course Code	PERSONALIT	Y DEVELOPMENT T	THROUGHLIFE	L	Т	P	С
21DAC201c		LIGHTENMENTSKI		2	0	0	0
			Semester]	I	
Course Objecti	ves: This course w	vill enable students:					
	to achieve the hig						
		stable mind, pleasing pe	rsonality and deterr	ninatior	ı		
	ken wisdom in stud						
	nes (CO): Student						
		l-Geetawillhelpthestude	ntindevelopinghispo	ersonali	tyand a	chieve	
_	est goal in life						
		ed Geetawilllead the nat				perity	
	f Neetishatakam w	ill help in developing vo	ersatile personality	of stude	nts		
UNIT - I							
	Holistic developm	ent of personality					
	20,21,22(wisdom)						
	31,32(pride &hero	ism)					
	28,63,65(virtue)						
UNIT - II							
Neetisatakam-	Holistic developm	ent of personality					
Verses-52,	53,59(dont's)						
Verses-71,	73,75,78(do's)						
UNIT - III							
Approach to da	y to day work and	duties.					
ShrimadBh	agwadGeeta:Chap	ter2-Verses41,47,48,					
Chapter3-V	Verses 13, 21, 27, 35, 0	Chapter6-Verses5,13,17	,23,35,				
Chapter 18-	Verses45,46,48.						
UNIT - IV							
Statements of b	asic knowledge.						
ShrimadBh	agwadGeeta:Chap	ter2-Verses 56,62,68					
Chapter 12	-Verses 13, 14, 15, 1	6,17,18					
Personality	of Rolemodel. Sh	rimad Bhagwad Geeta:					
UNIT - V							
Chapter2-V	Verses 17,Chapter3	-Verses36,37,42,					
Chapter4-V	Verses18,38,39						
Chapter 18-	- Verses37,38,63						
Suggested Read	ling						
1."SrimadBhaga	wadGita"bySwam	iSwarupanandaAdvaita.	Ashram(Publication	Departi	nent),		
Kolkata	_						
	· ·	ti-sringar-vairagya) by	P.Gopinath, Rasht	riyaSan	skrit		
Sansthanam,	New Delhi.						



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

OPEN ELECTIVE



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Course Code	INDUSTRIAL SAFETY	L	T	P	С
21DOE301b		3	0	0	3
	Semester			III	
Course Objective	es:	•		•	

- To know about Industrial safety programs and toxicology, Industrial laws, regulations and source models
- To understand about fire and explosion, preventive methods, relief and its sizing methods
- To analyse industrial hazards and its risk assessment.

Course Outcomes (CO): Student will be able to

- To list out important legislations related to health, Safety and Environment.
- To list out requirements mentioned in factories act for the prevention of accidents.
- To understand the health and welfare provisions given in factories act.

UNIT - I Lecture Hrs:

Industrial safety: Accident, causes, types, results and control, mechanical and electrical hazards, types, causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety, wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety color codes. Fire prevention and firefighting, equipment and methods.

UNIT - II Lecture Hrs:

Fundamentals of maintenance engineering: Definition and aim of maintenance engineering, Primary and secondary functions and responsibility of maintenance department, Types of maintenance, Types and applications of tools used for maintenance, Maintenance cost & its relation with replacement economy, Service life of equipment.

UNIT - III Lecture Hrs:

Wear and Corrosion and their prevention: Wear-types, causes, effects, wear reduction methods, lubricants-types and applications, Lubrication methods, general sketch, working andapplications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.

UNIT - IV Lecture Hrs:

Fault tracing: Fault tracing-concept and importance, decision treeconcept, need and applications, sequence of fault finding activities, show as decision tree, draw decision tree for problems in machine tools, hydraulic, pneumatic,automotive, thermal and electrical equipment's like, I. Any one machine tool, ii. Pump iii. Air compressor, iv. Internal combustion engine, v. Boiler, vi. Electrical motors, Types of faults in machine tools and their general causes.

UNIT - V Lecture Hrs:

Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance

Textbooks:

- 1. Maintenance Engineering Handbook, Higgins & Morrow, Da Information Services.
- 2. Maintenance Engineering, H. P. Garg, S. Chand and Company.

Reference Books:

- 1. Pump-hydraulic Compressors, Audels, Mcgrew Hill Publication.
- 2. Foundation Engineering Handbook, Winterkorn, Hans, Chapman & Hall London.



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI



M.TECH. IN EMBEDDED SYSTEMS

Course Code	BUSINESS ANALYTICS	L	T	P	C
21DOE301c		3	0	0	3
	Semester			III	
G 011 /					
Course Objectives			1'	<u> </u>	
	bjective of this course is to give the student a comprehensive unde- alytics methods.	rstai	nding	10	
Course Outcomes	(CO): Student will be able to				
• Students widata and de	ill demonstrate knowledge of data analytics. ill demonstrate the ability of think critically in making decisions bate analytics. ill demonstrate the ability to use technical skills in predicative and	ased	on		
	e modeling to support business decision-making.				
	ill demonstrate the ability to translate data into clear, actionable ins	sight	S.		
UNIT - I	in demonstrate the definer to translate data into event, dettoridere int		cture	Hrs:	
Business Analysis: Analyst.	Overview of Business Analysis, Overview of Requirements, R	Role	of th	ne Bu	siness
Stakeholders: the pr	roject team, management, and the front line, Handling Stakeholder	Coı	ıflict	S.	
UNIT - II			cture		
Life Cycles.	ns Development Life Cycles, Project Life Cycles, Product Life				ement
UNIT - III				Hrs:	-
Requirements, Requirements. Transforments. Transforments. Additive/Subtractive	nents: Overview of Requirements, Attributes of Good Requirement Sources, Gathering Requirements from Stakeholders, Coorming Requirements: Stakeholder Needs Analysis, Decorve Analysis, Gap Analysis, Notations (UML & BPMN), Flow Relationship Diagrams, State-Transition Diagrams, Data Flow Bear Process Modeling	mmo npos vcha	on Resition	equire Ans Swim	ments alysis, Lane
UNIT - IV		Le	cture	Hrs:	
	ments: Presenting Requirements, Socializing Requirements and cements. Managing Requirements Assets: Change Control, Requirements Assets Change Control Change Control Change Control Change Cha				tance,
UNIT - V		Le	cture	Hrs:	
	Embedded and colleborative business intelligence, Visual				Data
Storytelling and Da	•			•	
Textbooks:					
	is by James Cadle et al. nent: The Managerial Process by Erik Larson and, Clifford Gray				
Reference Books:					
 Business ar Schniederja 	nalytics Principles, Concepts, and Applications by Marc J. Schnied ns, Christopher M. Starkey, Pearson FT Press. nalytics by James Evans, persons Education.	erja	ns, D	ara G	



M.TECH. IN EMBEDDED SYSTEMS COURSE STRUCTURE & SYLLABI

Course Code	WASTE TO ENERGY	L	T	P	С
21DOE301e		3	0	0	3
	Semester	III			
Course Objectives:					
• Introduce and explain energy from waste, classification and devices to convert waste to					
energy.					
 To impart knowledge on biomass pyrolysis, gasification, combustion and conversion process. 					
• To educate on biogas properties ,bio energy system, biomass resources and their classification					
and biomass energy programme in India.					
Course Outcomes (CO): Student will be able to					
 To know about overview of Energy to waste and classification of waste. 					
To acquire knowledge on bio mass pyrolysis, gasification, combustion and conversion process					
in detail.					
• To gain knowledge on properties of biogas, biomass resources and programmes to convert					
waste to energy in India.					
UNIT - I				Hrs:	
Introduction to Energy from Waste: Classification of waste as fuel - Agro based, Forest residue,					
Industrial waste - MSW - Conversion devices - Incinerators, gasifiers, digestors					
UNIT - II				Hrs:	
Biomass Pyrolysis: Pyrolysis - Types, slow fast - Manufacture of charcoal - Methods - Yields					
and application – Manufacture of pyrolytic oils and gases, yields and applications.					
UNIT - III				Hrs:	
Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized					
bed gasifiers – Design, construction and operation – Gasifier burner arrangement for thermal heating					
- Gasifier engine arrangement and electrical power - Equilibrium and kinetic consideration					
in gasifier operation	on				
UNIT - IV				Hrs:	
Biomass Combustion: Biomass stoves - Improved chullahs, types, some exotic designs, Fixed bed					
combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and					
operation - Operation of all the above biomass combustors.					
UNIT - V				Hrs:	
Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and					
status - Bio energy system - Design and constructional features - Biomass resources and their					
classification -					
Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass					
gasification- pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of					
biogas Plants – Applications - Alcohol production from biomass - Bio diesel production -					
Urban waste to energy conversion - Biomass energy programme in India.					
Textbooks:					
1. Non Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 2018					
2. Biogas Technology - A Practical Hand Book - Khandelwal, K. C. and Mahdi, S. S., TMH,					

Reference Books:

2017

- 1. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.
- 2. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley & Sons, 1996



M.TECH. IN EMBEDDED SYSTEMS

COURSE STRUCTURE & SYLLABI

Online Learning Resources:

https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/https://www.youtube.com/watch?v=x2KmjbCvKTk